An Interface for Open-Drain Bidirectional Communication in Field Programmable Interconnection Networks

Wasim Hussain, Yves Blaquiére, Member, IEEE, and Yvon Savaria, Fellow, IEEE

Abstract—An open-drain interface circuit and a corresponding interconnect topology is proposed to support bidirectional communication in a field programmable interconnection network (FPIN), similar to those implemented in field programmable gate arrays (FPGAs). The proposed interface can interconnect multiple nodes in a FPIN. With that interface, the interconnection network imitates the behavioral of open-drain (or open-collector) buses (e.g., those following the I²C protocol). Thus, multiple open-drain I/Os from external integrated circuits (ICs) can be connected together through the FPIN by the proposed interface circuit. The interface that has been fabricated in a 0.13 μm CMOS technology takes 65 $\mu m \times 22 \mu m$ per pin. Test results show that several instances of this interface can be interconnected through the proposed interconnect topology. The topology was implemented and tested combining six open-drain I/Ôs. The interconnect has propagation delays of approximately $0.26 \cdot n + 51$ ns and $0.26 \cdot n + 94$ ns for rising and falling edge transitions respectively, when each pin has a capacitance of 15 pF, where n is the number of interconnected interfaces. These delays and the propagation delays of the FPIN limit the maximum number of interface circuits that can be interconnected for a given communication speed (I²C fast-mode plus with 3.4 Mbit/s).

Index Terms—Active reconfigurable platform, bidirectional bus, FPGA, I²C bus, open collector bus, wafer scale integration (WSI).

I. INTRODUCTION

F IELD programmable interconnection networks (FPINs) are the backbone of field programmable gate arrays (FPGAs), prototyping platforms [1]–[4], and network-on-chip architectures [5]. Most hardware functions can be emulated in FPGAs by re-programming their embedded FPIN [6], [7]. Hardware systems used for logic emulation can enhance their capability and performance by having multiple FPGAs connected together [8]. Fig. 1 illustrates an example where an FPIN provides programmable interconnections between endpoints (I/O or configurable logic blocks) in an FPGA.

An active reconfigurable platform was proposed in [9]. It is intended to be an alternative to PCBs for providing interconnections among multiple integrated circuits (ICs) for testing and prototyping of an electronic system. This active reconfigurable platform can be seen as an *active* silicon interposer with an interconnection network that can be dynamically configured like an FPGA. The active reconfigurable platform has an unidirectional switch box based FPIN that can be programmed by the user to

The authors are with Polytechnique Montréal and Université du Québec á Montréal (UQAM) (e-mail: wasim.hussain@polymtl.ca; blaquiere. yves@uqam.ca; yvon.savaria@polymtl.ca).

Digital Object Identifier 10.1109/TCSI.2015.2476297

EP) End Point (EP) Switch Switch Switcl Switch Box Box Box Box (EP (EP Swite witch wite Box Box Box Box Swite witcl Switch wite Box Box Box Box

Fig. 1. Generic model of an FPIN in an FPGA.

interconnect the component ICs. It is primarily designed to provide digital interconnection between component ICs randomly and manually deposited on its active surface. However, this platform cannot support open-drain bidirectional buses where the direction is embedded in the protocol, as found in the I²C protocol and its derivatives [10]–[13].

Open-drain connections have the unique ability to simultaneously support multiple drivers on a single physical node. Unlike CMOS driver logic, there is no possibility of undefined state in open-drain connections. Indeed, no matter how many I/Os are connected to the bus, if only one of them outputs a LOW on the bus, the bus will become LOW. Open-drain connections are not advantageously used internally in ICs, due to their static power dissipation and relatively low speed. However, they are commonly used to interconnect several ICs, because they usually require fewer IC pins for serial communications between ICs. Multi-master bidirectional buses cannot be implemented by CMOS drivers, because having multiple CMOS drivers driving a single physical node can give rise to undefined voltage levels on the bus. By contrast, multi-master bidirectional buses can be realized by open-drain connections, e.g., I²C and its derivatives [12], [13]. This work was motivated by the observation that FPINs based on unidirectional switch boxes cannot support open-drain bidirectional connections.

This paper presents an interface for FPINs to support protocols that demand open-drain (or open-collector) connections. The proposed interface can link multiple external signals through the FPIN, while imitating the behavior of open-drain (or open-collector) connections. That interface allows connecting together arbitrarily large number of pins, subject to delay limitations. To the best of our knowledge, no comparable interface circuit mimicking the behavior of an open-drain connection has been reported in the literature. The closest existing circuits that we found are the P82B96 [14] and PCA9600 [15], two commercial I²C bus extension buffers. Even though these circuits are not equivalent to the proposed interface, they have some similarity in their use of double interpretation of voltage

Manuscript received April 15, 2015; revised July 27, 2015; accepted August 11, 2015. Date of current version September 25, 2015. This research was partly supported by Gestion Technocap, the Natural Sciences and Engineering Research Council of Canada and by the Mitacs program. This paper was recommended by Associate Editor V. Chandra.

Ó aoaa ≈ 1.6 centimeter ≈ 1 millimeter Wafer scale IC A reticle : 2×2 cells A sea of cells

CIO

Inter-reticle stitching

Fig. 2. Hierarchical description of the active reconfigurable platform, from system level to configurable I/O (CIO).

levels below 0.3 V_{DD} to avoid a state-latching phenomenon (explained in Section III-B).

Section II provides some background on an FPIN-based active reconfigurable platform and open-drain buses. Section III describes the proposed interface and presents a delay model that can be used to design the interface unit according to communication speed specifications. Section IV presents measurement results from a test-chip that was implemented. Finally, Section V concludes the work by summarizing our main contributions and key observations.

II. BACKGROUND

A. Active Reconfigurable Platform [9]

The core of the active reconfigurable platform is a wafer scale IC upon which component ICs are to be deposited. The surface of the wafer scale IC has a dense array of very fine (tens of micrometers) conducting pads acting as configurable I/Os (CIOs), as shown in Fig. 2. An FPIN is embedded in the wafer scale IC. The FPIN can be configured, similar to an FPGA, to connect any two CIOs. User specified ICs are to have physical contacts with the CIO and communicate through the embedded FPIN. Each CIO has its own configurable I/O buffers. If a CIO is to operate as an input, then the respective CIO is configured as an input and this buffer receives the signal from a *source* IC and propagates it through the FPIN to the destination CIO. The destination CIO's I/O buffer is configured as an output buffer and it propagates the signal to the *destination* IC.

B. Open-Drain Connection Based Communication

The I²C protocol is a popular communication standard. It is a bidirectional multi-master serial bus developed by NXP Semiconductors (formerly Philips Semiconductors). It uses opendrain connections. I²C is used in various control architectures such as the System Management Bus (SMBus), the Power Management Bus (PMBus), the Intelligent Platform Management Interface (IPMI), the Display Data Channel (DDC), and the Advanced Telecom Computing Architecture (ATCA) [10]–[13].

 I^2C uses two bidirectional open-drain (or open-collector) lines named Serial Data Line (SDA) and Serial Clock Line (SCL), shown in Fig. 3. SDAs and SCLs of all components are respectively connected together. Both lines have external pull-up resistors. The I^2C protocol has no explicit signal to specify the direction of data transfer in the bus. Rather, there are some rules embedded in the protocol, like *clock synchronization, arbitration, and clock stretching* [11] by which all the ICs connected to a bus determine when they are supposed to write into the bus, read from the bus or stay idle. All those rules are based on the "wired-AND" property of open-drain connections.



Fig. 3. Example of an I²C-bus configuration.



Fig. 4. Each *circle* represents an interface unit circuit. (a) The star topology. (b) The ring topology.

III. PROPOSED ARCHITECTURE OF THE BIDIRECTIONAL INTERFACE

An open-drain bidirectional interface unit is proposed here by the authors. It is designed to meet the following criteria:

- Be compatible to an unidirectional switchbox based FPIN. Minimizes modifications to an existing FPIN, i.e., the interface circuit should be integrated at the I/Os of the FPIN;
- Imitate the behavior of a single metal line for open-drain (or open-collector) connection where the direction of the signal is automatically detected;
- Allows interconnecting several open-drain I/Os together. Each interface unit has an input and an output through which several interface units can be interconnected in a pre-defined interconnection topology.

A bidirectional interface based on a star topology was previously proposed by the authors [16]. In that topology, each interface unit directly communicates with all the others. This leads to the simplest design when a small number of pins need to be connected. Direct connections also minimize delays. However, the star topology has an interconnection complexity of $\Theta(n^2)$ for *n* interface units. For instance, the case where five interface units are interconnected in a star topology is shown in Fig. 4(a). It shows that each interface unit is directly connected with the other four. In the case of the active reconfigurable platform [9], these connected to a pin can receive at most 24 incoming signals through the FPIN, implying that at most 25 interface units can be interconnected together.

As an $\Theta(n^2)$ complexity gets very expensive when *n* grows, and to overcome the limit on the value of *n* due to the fan-in of the unit cells, a topology with an $\Theta(n)$ complexity was developed and is reported in the rest of this paper. That new interconnection topology is structured as a ring, as shown in Fig. 4(b). Mimicking the behavior of open-drain (or open-collector) connection through a *digital* FPIN may lead to a state-latching phenomenon. This can be explained by a minimal example of two interface circuits defining a minimal solution proposed in Sections III-A and III-B. That minimal solution was enhanced and

Reticles



Fig. 5. Development of the bidirectional interface unit circuit. (a) Proposed bidirectional interface. (b) Two interface units interconnected together through an FPIN. (c) The *LOW Detector* to remove the latching problem.

adapted to a star topology by the authors in [16]. In this paper, the minimal solution described in Sections III-A and III-B is enhanced and adapted to the ring interconnection topology in Sections III-C and III-D.

A. Working Principle of the Bidirectional Interface

When a group of open-drain drivers (ODDs) are to be interconnected by a FPIN, instead of being physically connected by a wire, each ODD output has physical connection with the BDIO node of only one interface unit. BDIO denotes the physical node that acts as the bidirectional input and output node of the interface unit. Thus, each interface must be able to sense the voltage on the respective ODD, in order to interpret the information it conveys and send it to the other interface units through the FPIN. A tentative schematic of the interface unit is shown in Fig. 5(a). Instead of a pull-up resistor (used in I²C [11]), a pull-up pMOS is used (V_{BIAS} is a biasing voltage that enables the pull-up pMOS). As will be shown, when such interface units are interconnected through a FPIN, the resulting group of I/Os can emulate an open-drain bus if the *LOW Detector* and *ODD LOW Decoder* modules are suitably designed.

In order to understand the rationale of how the proposed circuit operates, let us first consider the case where only two such interface units are connected through a FPIN, as shown in Fig. 5(b). In that case, each interface unit's *ODD LOW Decoder* receives signals from the other interface unit through the FPIN to

 TABLE I

 Pull-Down Current of Open-Drain Buses

Bus		Sink current (mA)	Condition	
I ² C	Standard-mode	3 [11]	$V_{OL} = 0.4V$	
	Fast-mode	3 [11]		
	Fast-mode Plus	20 [11]		
SMBus		4 [13]	-	

determine whether the other interface units ODD is outputting a LOW. The *LOW Detector* module detects the voltage level at its own BDIO node and sends that information to the other interface unit. When there are only two interconnected interface units, a NOT-gate can serve the purpose of *ODD LOW Decoder* and a simple digital buffer can serve as a *LOW Detector*. When none of the ODD outputs LOW, voltage levels of both BDIOs are held at V_{DD} by their respective pull up pMOS. Thus, both BDIOs send HIGH to each other and the respective internal pull-down nMOS remain OFF, in which case the BDIOs continue to be held at V_{DD} .

Standard I²C drivers can sink several milliamperes (Table I). The pull-up pMOS (M_{PU} in Fig. 5(a)) is sized so that the pull-up current is less (approximately one-third) than the pull-down current of standard open-drain drivers (e.g., the I²C protocol and its derivatives). Thus, when one of the ODD outputs a LOW, the corresponding BDIO becomes LOW. Let us assume ODD1 outputs LOW in Fig. 5(b) and BDIO₁ is made LOW. It is also assumed that ODD2 is not outputting a LOW. Since BDIO₁ is LOW, LOW logic value will be sent through the FPIN to *Interface Unit-2*. That LOW is made HIGH by the NOT-gate that turns ON the internal pull-down nMOS of *Interface Unit-2*. Thus, BDIO₂ is made LOW, even though ODD2 is not driving it LOW. The opposite would have happened if instead of ODD1, ODD2 outputs LOW.

B. State-Latching Phenomenon

The bidirectional interface shown in Fig. 4 and the minimal circuit example in Fig. 5 suffer from a *state-latching* problem. Indeed, when BDIO₂ becomes LOW, it will also send a LOW signal through the FPIN to *Interface Unit-1*, and the internal pull-down nMOS of *Interface Unit-1* will also turn ON. Thus, when ODD1 turns OFF, the voltage level of BDIO₁ will be held LOW by the internal pull-down nMOS of *Interface Unit-1* and will not be pulled up to V_{DD} .

The approach taken to solve that latching problem in [16] was to break the latching loop. This was done by defining two distinct voltage levels for the LOW logic value on the BDIOs (Table II). In the I²C protocol, $V_{\rm IL}$ (the allowed maximum voltage level to represent a LOW logic value) is $0.3 \times V_{\rm DD}$ [11]. At this point, we introduce two reference voltages, named $V_{\rm REF1}$ and $V_{\rm REF2}$, both of which are below $0.3 \times V_{\rm DD}$ (these two voltages will be generated by a resistor-divider elaborated in Fig. 10). When the BDIO is pulled down by an ODD, the voltage level is pulled down to a value that is below $V_{\rm REF1}$. The pull-down nMOS (and pull-up pMOS) is designed in such a way that when it pulls the BDIO down, the voltage level is pulled down to a value of $V_{\rm REF2}$ that is above $V_{\rm REF1}$.

In that case, a comparator circuit such as the one proposed in Fig. 5(c) can have different logical interpretations between a LOW logic value driven by an ODD and the one driven by the internal pull-down nMOS. However, a standard bidirectional bus would interpret both voltages as a LOW logic value, i.e., $V_{\rm REF1} < V_{\rm REF2} < V_{\rm IL}$. This allows breaking the logical loop that would otherwise result from the circuit



Fig. 6. Development of pseudo-ring interconnection topology. Each *circle* represents an interface unit circuit and is labelled IU#. (a) First step. (b) Second step. (c) The pseudo-ring interconnection topology.

TABLE II DIFFERENT STATES WITH RESPECT TO THE VOLTAGE LEVEL OF THE BDIO NODE

Logic	State	Voltage level
LOW -	ODD LOW	$V_{BDIO} < V_{REF1}$
	Other ODD LOW	$V_{\text{REF1}} < V_{\text{BDIO}} < V_{\text{REF2}}$
HIGH	All ODD OFF	$V_{\rm REF2} < V_{\rm BDIO}$

in Fig. 5(b). The desired functionality is obtained with a differential pair $(M_{1,2,5,6,9})$, shown in Fig. 5(c). The second differential $(M_{3,4,7,8,10})$ pair is used only for amplification and level shifting purpose to make the whole circuit robust against process variations. When the voltage at the BDIO is below V_{REF1} (V_{REF1} can be considered as the tripping voltage of the differential pair), the *LOW Detector* will send LOW, else it will send HIGH to other interface units.

Let us reconsider the circuit of Fig. 5(b) where the circuit of Fig. 5(c) is used as LOW Detector. Assuming ODD1 outputs LOW to BDIO₁, the voltage of BDIO₁ drops below V_{REF1} and Interface Unit-1 sends a LOW signal to the ODD LOW Decoder of Interface Unit-2 through the FPIN. As a result, the internal pull-down nMOS of Interface Unit-2 is turned ON and the voltage level of $BDIO_2$ is pulled down to V_{REF2} that is interpreted as LOW by ODD2. However, since that voltage level is not below V_{REF1} , Interface Unit-2 does not send LOW to Interface Unit-1 and the internal pull-down driver of Interface Unit-1 does not turn ON. Subsequently, when ODD1 releases BDIO₁, the voltage level of BDIO₁ will be pulled up to V_{DD} without any unambiguity, and the state-latching phenomenon is avoided. Thus, the two interconnected interface units imitate the behavior of an open-drain bus, even though internally the BDIOs are loop-connected through the FPIN but not by any direct metal line.

C. The Ring-Interconnection Network of the Bidirectional Interface

Similar to the minimal example in Section III-A and III-B, each interface unit in a ring (Fig. 4(b)) can be in one of three conditions (see Table II) depending whether:

- 1) the ODD directly connected to the interface drives LOW;
- another ODD connected to an interface that is part of the same network drives LOW;
- 3) none of the ODD drives its interface LOW.

Thus, the same *LOW Detector* module of Fig. 5(c) can be used to differentiate between a LOW logic value driven by a ODD and the one driven by the internal pull-down nMOS in each interface unit. However, in a ring-interconnected topology, each interface unit can communicate with only one other interface unit if implemented as shown in Fig. 5. Hence, the *ODD LOW Decoder* module has to be enhanced to communicate these three conditions to the *next* interface unit in a ring. Considering the three conditions that each interface must support and communicate, at least *two* bits of information must be communicate in a digital implementation to unambiguously differentiate between the three possible conditions.

A consideration that influences the solution proposed next is the fact that the prototyping platform [9] for which this is elaborated offers a very large number of configurable digital interconnects. A possible first step toward a feasible ring-structure solution is to establish two separate rings, as shown Fig. 6(a). For clarity, each interface unit participating in an emulated bidirectional bus is labelled as IU#. In the proposed design, a first ring (dashed ring) could communicate whether one or more of the ODDs are outputting a LOW, while the second ring (solid ring) would act upon the information broadcasted by the first ring, to propagate an internal pull-down driver activation signal accordingly. As the two rings constitute closed loops, if any ODD connected to an interface unit (Fig. 6(a)) outputs a LOW, assuming that all interface units are *exactly* the same, that information would be sent to the subsequent interface units and it would indefinitely circulate through the two rings. This would give rise to a state-latching phenomenon conceptually similar to the one described in Section III-B.

A possible second step toward a practical solution is to break the two rings, as shown in Fig. 6(b), to prevent this unwanted endless circulation. Since the second ring is to act upon the information propagated by the first ring, the two broken rings must be connected together. That role is played by an additional interface unit, called the master unit (labelled MU in Fig. 6(c)). The resulting topology, shown in Fig. 6(c), is called a pseudo-ring. Assuming suitable logic and interfacing circuits can be elaborated, this solution, first proposed here, would offer $\Theta(n)$ interconnection complexity, and $\Theta(1)$ ODD LOW-Decoder complexity. In this topology, each interface unit, with the exception of the MU, is connected to an external ODD through the corresponding BDIO.



Fig. 7. Logical signal flow diagram. *Low Detector* module of each interface unit (IU#) is labelled LD. Each BDIO node belongs to the respective interface unit (IU) and represents distinct physical nodes. (a) Pseudo-ring interconnection topology. (b) Modified pseudo-ring interconnection topology. (c) Signal flow of queue-interconnection topology.

The target prototyping platform is a completely regular structure, thus our objective was to come up, if possible, with a design where the MU could be derived by configuring differently the same logic as in the other IUs. This was found possible if as in Fig. 6(c), IU1 and MU receive a predetermined logic value at their I_1 and I_2 input respectively. The dashed ring path passing through the I_1 and O_1 terminals of all interface units, from IU1 to MU, propagates the information whether one or more ODD are outputting a LOW to their respective BDIO. The solid path passing through I_2 and O_2 form a signal path propagating from MU to IU5 in Fig. 6(c). The $I_2 - O_2$ path propagates the internal pull-down driver activation signal. MU acts as a bridge between these two signal paths. Each interface unit has an internal bit (called I_3) that becomes LOW when the voltage level at the respective BDIO drops below V_{REF_1} . The voltage level drops below V_{REF_1} if and only if the external ODD pulls it down, while it drops to V_{REF_2} if the internal driver pulls it down.

The logical relations between these binary variables in each interface unit are

$$O_1 = I_3 \cdot I_1$$
 and $O_2 = I_1 \cdot I_2$ (1)

Applying (1) to Fig. 6(c), we get the logical signal flow diagram of Fig. 7(a). From Fig. 7(a), we get for any $1 \le n \le 5$ (subscript i, j denotes the variable belonging to IUj, and MU denotes the variable belonging to module MU)

$$O_{1,n} = I_{3,1} \cdot I_{3,2} \dots I_{3,n-1} \cdot I_{3,n} \tag{2}$$

Thus, it can be seen that $I_{1,MU}$ (= $O_{1,5}$ in Fig. 7(a)) is the equivalent "wired-AND" logic implementation of an opendrain connection. Applying (1) to Fig. 7(a), we get,

$$O_{2,n} = I_{1,n} \cdot I_{2,n} = O_{1,n-1} \cdot O_{2,n-1}$$

= $O_{1,n-1} \cdot (O_{1,n-2} \cdot O_{2,n-2})$
....
= $(O_{1,n-1} \cdot O_{1,n-2} \cdots O_{1,1}) \cdot I_{2,1}$
= $I_{3,1} \cdot I_{3,2} \cdots \cdots I_{3,4} \cdot I_{3,5}$ (From Eq. 2) (3)

Thus, the $I_2 - O_2$ path propagates the "wired-AND" logic value to all interface units and O_2 can be used to activate/deactivate their respective internal pull-down drivers. Equation (3) also proves that when all the ODDs output a HIGH logic value to their respective BDIOs by releasing the BDIO nodes, the $I_2 - O_2$ path will *unequivocally* begin to propagate a HIGH logic value and hence the aforementioned state-latching phenomenon is prevented.

The $I_2 - O_2$ path propagates the accumulated AND of all I_3 and hence the AND operation of I_1 along the $I_2 - O_2$ path does not change the logical value that propagates along the $I_2 - O_2$ path ((3)). Thus, using a digital buffer in the $I_2 - O_2$ path would have sufficed. However, the interface unit has been developed to be integrated in each *unit cell* of the active reconfigurable platform [9]. Remarkably, the same cell can also be used as the *Master unit* (MU in Fig. 7) when necessary by utilizing an unused interface unit from an unused unit cell. Hence, instead of a digital buffer, an AND-gate was used in the $I_2 - O_2$ path.



Fig. 8. Logical signal flow diagram of dual-queue interconnection topology. Two individual queue network are joined together. Each queue network have five interface units. Four interface units (labelled IU#) are connected to external ODD and one *Master unit* (labelled MU). *Low Detector* module of each interface unit (IU#) is labelled as LD.

At first glance, using MU may seem redundant, because we could have connected $O_{1,5}$ to $I_{2,1}$ directly. However, using a *Master unit* (MU) gives us the ability to interconnect two such networks. This allows halving the worst case propagation delays (analysis elaborated in Section III-D).

D. Queue and Dual-Queue Interconnection Topologies

The previous design outlined in Fig. 6(c) achieves the desired $\Theta(n)$ interconnect complexity. But the signal goes around the loop twice. This section calculates the propagation path length and hence, shows how the corresponding delay can be halved. Indeed, according to (3), the AND operation of I_1 along the $I_2 - O_2$ path does not change the logical value that propagates along that path. The functionality would thus be preserved if the direction of signal propagation on the $I_2 - O_2$ path is reversed clockwise as shown in Fig. 7(b). If the ring-like structure of Fig. 7(b) is unrolled, it becomes a queue, as shown in Fig. 7(c). This organization is called the queue interconnection topology. Similar to the pseudo-ring topology, whenever one or more ODD outputs a LOW, that LOW propagates through the $I_1 - O_1$ path and MU passes that LOW to the $I_2 - O_2$ path.

The unused I_2 of MU can also be used to propagate a LOW to the $I_2 - O_2$ path from the $I_1 - O_1$ path of another queue network to activate the internal pull-down drivers. Hence, the unused I_2 and O_1 of MU in a queue network can be used to connect two individual queue networks together, as shown in Fig. 8. If one or more ODD of *Queue Network-1* outputs a LOW, that LOW will propagate through the $I_1 - O_1$ path of the Queue *Network-1* and will then pass through MU1 to the $I_2 - O_2$ path of Queue Network-1 and $I_2 - O_2$ path of Queue Network-2. Similarly, if one or more ODD of Queue Network-2 outputs a LOW, that LOW will propagate through the $I_1 - O_1$ path of Queue Network-2 and will pass through MU2 to the $I_2 - O_2$ path of Queue Network-2 and then to the $I_2 - O_2$ path of Queue *Network-1*. Thus, two individual $I_1 - O_1 - I_2 - O_2$ signal paths are established by MU1 and MU2 that propagate LOW and HIGH to each other when necessary and hence, imitates the wired-AND logic of open-drain connection.

In a queue interconnection topology, the signal propagates through the entire length of $I_1 - O_1$ and $I_2 - O_2$ path (thick gray line in Fig. 7(c)). By contrast, in the dual-queue interconnection topology, interface units are divided equally in two groups. In this case, the signal propagates through the individual $I_1 - O_1$ and $I_2 - O_2$ paths only (solid and dotted thick gray lines in Fig. 8). After reaching MU1 in Fig. 8, the signal propagates simultaneously along the $I_2 - O_2$ path of *Queue Network-1* (dotted line) and the $I_2 - O_2$ path of *Queue Network-2* (solid line). Thus, the worst case propagation delay in halved in the dual-queue interconnection topology.



Fig. 9. Schematic of the interface unit (IU).

E. Proposed Bidirectional Interface

Based on previous proposals, considerations and discussions, it is now possible to propose an implementation for a bidirectional interface that can interconnect several bidirectional open-drain I/Os in pseudo-ring, queue or dual-queue topology through a FPIN. The schematic of the interface unit is shown in Fig. 9.

According to (3), O_2 (or $\overline{O_2}$) propagates the "wired-AND" logic value. Hence, O_2 is used to activate/deactivate the Unitygain Buffer in Fig. 9. In fact, $\overline{O_2}$ is used because the Unity-gain Buffer is activated when a HIGH value is applied as $BUFF_{\rm EN}$. Upon activation, the Unity-gain Buffer propagates $V_{\rm REF2}$ to the BDIO node. When deactivated, the Unity-gain Buffer in Fig. 9 outputs 3.3 V by a pull-up pMOS to the BDIO node and hence, the Unity-gain Buffer is acting as the internal pull-down driver as well as the pull-up pMOS.

When the external ODD outputs a LOW, the voltage at the BDIO falls below V_{REF1} and I_3 is made LOW by the *LOW* Detector. ODD LOW Decoder represents the logical behavior among I_1 , I_2 , I_3 , O_1 , and O_2 of the interface units shown in Figs. 7, 8, and 9. Hence, the interface unit of Fig. 9 can be interconnected in the pseudo-ring, queue or dual-queue interconnection topologies and will imitate the "wired-AND" logic of open-drain buses.

F. Propagation Delay of Dual-Queue Interconnection Topology

A propagation delay model is developed for the dual-queue topology in this subsection. Only this topology is analyzed because it has the lowest (best) propagation delay. Similarly, delay models can be developed for the pseudo-ring and queue topology. At this point, we establish a notation system to denote delays and rise/fall times associated with various circuit components or path segments in the entire propagation path. τ is used to denote various delays and t is used to denote rise/fall times. Subscripts have two indices. The first index denotes the logic value to which the delay corresponds. The second index denotes the interface unit or path segments to which the

TABLE III Delays and Rise/Fall Times of the Interface Circuit

	Signal	HIGH	LOW
	propagation	logic	logic
	path	value	value
Propagation	$I_1 \Rightarrow O_1$	$ au_{H}^{I_{1}\Rightarrow O_{1}}$	$ au_L^{I_1 \Rightarrow O_1}$
delay of ODD	$I_3 \Rightarrow O_1$	$ au_{H}^{I_{3} \Rightarrow O_{1}}$	$ au_L^{I_3 \Rightarrow O_1}$
LOW Decoder	$I_1 \Rightarrow O_2$	$\tau_{H}^{I_{1}\Rightarrow O_{2}}$	$ au_L^{I_1 \Rightarrow O_2}$
	$I_2 \Rightarrow O_2$	$\tau_{H}^{I_{2}\Rightarrow O_{2}}$	$ au_L^{I_2 \Rightarrow O_2}$
Propagation delay of LOW Detector Delay	$BDIO \Rightarrow I_3$	$ au_{H}^{BDIO \Rightarrow I_{3}}$	$ au_L^{BDIO \Rightarrow I_3}$
Rise-time (t_r) and fall-time (t_f) of the internal pull-down driver	$\overline{O_2} \Rightarrow BDIO$	$t_{\Gamma}^{\overline{O_2} \Rightarrow BDIO}$	$t_{\rm f}^{\overline{O_2} \Rightarrow BDIO}$
Fall-time of the ODD or I ² C driver	$ODD \Rightarrow BDIO$	N/A	$t_{\rm f}^{ODD \Rightarrow BDIO}$
Propagation delay through FPIN	$O_{1,2} \Rightarrow I_{1,2}$	$ au_L$	FPIN

delay or rise/fall time belongs to. For example, the worst case propagation delay for LOW and HIGH logic value is denoted by $\tau_{L,wc}$ and $\tau_{H,wc}$ respectively.

The worst case signal propagation path of the dual-queue network is shown by the *solid* thick gray line in Fig. 8. The path begins at IU1 and ends at IU8 (IUn in general). The worst case propagation delay can be divided in three delay segments:

- 1) The first delay segment is associated with the interface unit (IU1) to detect the voltage transition at the BDIO node and *encode* that information to be sent to other interface units. It is called the detection delay ($\tau_{L,det}$ or $\tau_{H,det}$).
- 2) The second delay segment is associated with the transmission of that encoded information through $I_1 O_1 I_2 O_2$ path. It is called the transmission delay ($\tau_{L,tr}$ or $\tau_{H,tr}$).
- 3) The third delay segment is associated with the decoding of that information and subsequent activation of the internal pull-down driver of IU8. It is called the activation delay $(\tau_{L,\text{act}} \text{ or } \tau_{H,\text{act}})$.

Thus worst case propagation delays for the dual queue topology can be expressed as

$$\tau_{L,\text{wc}} = \tau_{L,\text{det}} + \tau_{L,\text{tr}} + \tau_{L,\text{act}}$$
(4a)

$$\tau_{H,\text{wc}} = \tau_{H,\text{det}} + \tau_{H,\text{tr}} + \tau_{H,\text{act}}$$
(4b)

Each of the aforementioned three delay segments consists of one or multiple circuit component delays. For example, when ODD is activated, it takes some time to bring down the voltage level from HIGH to LOW. Subsequently, the LOW Detector (LD in Fig. 8) will require some time to detect the LOW logic value at the BDIO node and produce a LOW logic value at I_3 . After that, the LOW logic value propagates through the $I_1 - O_1 - I_2 - O_2$ path. This path consists of AND-gates of ODD LOW Decoders. All these AND-gate delays are categorized in Table III. The definition of these delays will be gradually introduced in the following explanation. At this point, we introduce the signal propagation path as superscript in the delay term to denote the component to which the delay term belongs to. For example, $\tau_{L,IU2}^{I_1 \Rightarrow O_1}$ denotes the LOW logic value propagation delay of the AND-gate from I_1 to O_1 in IU2. Since Table III categorizes the various circuit component delays, the second index in the subscript of the delay or rise/fall time is kept empty.

1) LOW Logic Propagation Delay: The worst case propagation path for LOW logic value begins from the ODD connected to IU1. The first delay is the time $(t_f^{ODD \Rightarrow BDIO})$ required by the ODD to bring the voltage level from HIGH to LOW at the BDIO node of IU1. $t_f^{ODD \Rightarrow BDIO}$ is defined as the time required by the ODD to bring the voltage level of the BDIO node from V_{DD} to V_{REF_1} . Then the *LOW Detector* (LD in Fig. 10) of IU1 will require some time $(\tau_L^{BDIO\Rightarrow I_3})$ to detect the LOW logic value at the BDIO node and produce a LOW logic value at I_3 . $\tau_L^{BDIO\Rightarrow I_3}$ is measured only between the crossing of $V_{\text{REF}1}$ by the voltage of BDIO node and the HIGH-to-LOW transition in I_3 because V_{DD} to $V_{\text{REF}1}$ transition depends on the ODD (external I²C driver). Then the LOW logic value will propagate through the AND-gate of IU1 from I_3 to O_1 . Together, these three delays constitute $\tau_{L,\text{det}}$.

$$\tau_{L,\text{det}} = t_{f,\text{IU1}}^{ODD \Rightarrow BDIO} + \tau_{L,\text{IU1}}^{BDIO \Rightarrow I_3} + \tau_{L,\text{IU1}}^{I_3 \Rightarrow O_1} \qquad (5)$$

Then the LOW logic value begins to propagate from IU1 along the $I_1 - O_1$ signal path through FPIN to MU1, then to MU2, and then along the $I_2 - O_2$ signal path through the FPIN to IU*n* (IU8 in Fig. 8). These delays constitute the worst case transmission delay $(\tau_{L,tr})$. Thus,

 \underline{n}

$$\tau_{L,\mathrm{tr}} = \sum_{k=2}^{2} \tau_{L,\mathrm{IU}k}^{I_1 \Rightarrow O_1} + \tau_{L,\mathrm{MU1}}^{I_1 \Rightarrow O_1} + \tau_{L,\mathrm{MU2}}^{I_2 \Rightarrow O_2} + \sum_{k=\frac{n}{2}+1}^{n} \tau_{L,\mathrm{IU}k}^{I_2 \Rightarrow O_2} + \sum \tau_{L,\mathrm{FPIN}} \quad (6)$$

Finally, after the LOW logic value reaches IU8, the internal pull-down driver of IU8 is activated and it requires some time to bring the voltage level of the corresponding BDIO node from V_{DD} to V_{REF2} . $t_{\text{f}}^{\overline{O}_2 \Rightarrow BDIO}$ in Table III is defined as the time needed by the internal pull-down driver to bring the voltage level of the BDIO node from V_{DD} to $0.3 \times V_{\text{DD}}$. Thus,

$$\tau_{L,\text{act}} = t_{\text{f,IU}n}^{\overline{O_2} \Rightarrow BDIO} \tag{7}$$

2) HIGH Logic Propagation Delay: The worst case propagation path for HIGH logic value is the same as for the LOW logic value. The propagation begins with the deactivation of the ODD connected to IU1. However, in this case, the voltage of the BDIO node does not have to rise from LOW to HIGH for the LOW Detector to detect it. In fact, the voltage level of the BDIO node is required to rise from ≈ 0 V to $V_{\text{REF}-1}$ (approximately 10% of V_{DD}) for the LOW Detector to begin to detect. Hence, $\tau_H^{BDIO \Rightarrow I_3}$ in Table III is defined to include that rise time and the delay of the LOW Detector itself. $\tau_H^{BDIO \Rightarrow I_3}$ is the delay between the deactivation of the ODD (external I²C driver) and the corresponding LOW-to-HIGH transition of I_3 . Then the HIGH logic value propagates through the AND-gate of IU1 from I_3 to O_1 . Together, these two delays constitute $\tau_{H,\text{det}}$.

$$\tau_{H,\text{det}} = \tau_{H,\text{IU1}}^{BDIO \Rightarrow I_3} + \tau_{H,\text{IU1}}^{I_3 \Rightarrow O_1} \tag{8}$$

Similar to $\tau_{L,tr}$, the HIGH logic value propagates from IU1 along $I_1 - O_1$ signal path through FPIN to MU1, then to MU2, and then along $I_2 - O_2$ signal path through FPIN to IUn (IU8 in Fig. 8). These delays constitute the worst case transmission delay ($\tau_{H,tr}$). Thus,

$$\tau_{H,\text{tr}} = \sum_{k=2}^{\frac{n}{2}} \tau_{H,\text{IU}k}^{I_1 \Rightarrow O_1} + \tau_{H,\text{MU1}}^{I_1 \Rightarrow O_1} + \tau_{H,\text{MU2}}^{I_2 \Rightarrow O_2} + \sum_{k=\frac{n}{2}+1}^{n} \tau_{H,\text{IU}k}^{I_2 \Rightarrow O_2} + \sum_{\tau_{H,\text{FPIN}}} \tau_{H,\text{FPIN}} \quad (9)$$

Finally, after the HIGH logic value reaches IUn, the internal pull-down driver of IU8 is deactivated and it requires some time to bring the voltage level of the corresponding BDIO node from

 V_{REF2} to V_{DD} . $t_{\text{r}}^{\overline{O_2} \Rightarrow BDIO}$ is defined as the time needed by the internal pull-up pMOS driver to bring the voltage level of the BDIO node from V_{REF2} to $0.7 \times V_{\text{DD}}$. Thus,

$$\tau_{H,\text{act}} = t_{\text{r},\text{IU}n}^{\overline{O_2} \Rightarrow BDIO} \tag{10}$$

G. Maximum Number of Interface Units in a Dual-Queue Interconnection Topology

In principle, an arbitrarily large number of interface units can be interconnected by the dual-queue topology. In practice, the maximum number is limited by the worst case propagation delays of the LOW/HIGH logic value and the required communication speed of the supported open-drain protocol. The worst case propagation delays of the LOW and HIGH logic value are equivalent to the fall and rise time respectively of the target communication speed specification. From ((4a), (5)-(7)), the worst case propagation delay of the LOW logic value in the dual-queue network includes the fall-time of two BDIO nodes $(t_{f,IU1}^{ODD \Rightarrow BDIO} \text{ in } \tau_{L,det} \text{ and } t_{f,IUn}^{\overline{O_2} \Rightarrow BDIO} \text{ in } \tau_{L,act})$. From ((4b), (8)–(10)), the worst case propagation delay of a HIGH logic value in the dual-queue network includes the rise-time of only one BDIO node $(t_{r,IUn}^{\overline{O_2} \Rightarrow BDIO} \text{ in } \tau_{H,act})$. Thus, (4a) represents the critical path that puts a practical limit on the maximum BDIO node capacitance and the maximum number of interface units that can be interconnected with the dual-queue topology to support a required communication speed.

All I/Os are *physically* connected together in a conventional I²C communication, thus the total bus capacitance is the summation of all I/O capacitances and interconnecting wires. It results in a value that can get fairly large. According to I²C specifications (fast-mode plus), a standard value of the bus capacitance is 400–550 pF and the maximum fall-time is 120 ns [11]. However, when interconnected through the proposed bidirectional interface, each I²C driver is to be directly connected to the BDIO node of only one interface unit, as shown in Fig. 8. Hence, standard I²C drivers can achieve a shorter rise/fall times. For example, if the loading capacitance of the BDIO node is one-fifth of the standard I²C bus capacitance, then standard I²C drivers (ODD) would achieve one-fifth of their normal I^2C fall-time. Similarly, the internal pull-down driver, if designed according to the I²C standard, can also achieve a fall time that is a fraction of the I²C fall-time. Thus, with proper design, both $\tau_{L,det}$ and $\tau_{L,act}$ can be made equal to a pre-determined fraction of a normal fall time.

 $\tau_{L,\text{det}}$ and $\tau_{L,\text{act}}$ represent a deterministic amount of delay because those depend only on IU1 and IUn respectively. However, $\tau_{L,\text{tr}}$ accumulates as the number of interconnected interface units increases. Thus, components associated with $\tau_{L,\text{det}}$ and $\tau_{L,\text{act}}$ can be designed so that $\tau_{L,\text{det}}$ and $\tau_{L,\text{act}}$ consume a deterministic fraction of the I²C fall-time for any given communication speed. Thus, $\tau_{L,\text{tr}}$ could consume the remaining 'unused' part of I²C fall-time. Timing constraints will thus impose limits on the number of ODDs that could be interconnected by a set of interface units connected using the dual-queue topology that would maintain the worst case propagation delay to be less than or equal to the maximum fall-time of a regular I²C connection.

Of course, a smaller loading capacitance of the BDIO node or stronger internal drivers would result in smaller rise/fall times. It would leave more headroom for $\tau_{L,tr}$ or $\tau_{H,tr}$. Thus, larger number of ODDs could be interconnected by the interface units with the dual-queue topology while meeting a given communication speed.

IV. PROTOTYPE TEST-CHIP AND MEASUREMENT RESULTS

The interface unit was designed to be compatible to the prototyping platform of [9]. The platform used thick-oxide I/O FETs for the configurable I/O so that it can support ICs operating on a wide range of power supply voltages. However, the embedded FPIN is to be implemented with thin-oxide FETs (operating on a lower power supply) to leverage their high speed.

A. Design Specification of the Bidirectional Interface

A detailed transistor level schematic of the interface unit is shown in Fig. 10. The LOW Detector has physical connection with the configurable I/O (BDIO node) and hence was designed with thick-oxide 3.3 V I/O FETs, as shown in Fig. 10. I_{3A} and $\overline{I_{3A}}$ are 3.3 V logic signals. If the voltage level of the BDIO node falls below V_{REF1} , I_{3A} and $\overline{I_{3A}}$ become LOW and HIGH respectively. The interface units are to communicate among themselves through the embedded FPIN. Thus, the logic function among I_1 , I_2 , I_3 , O_1 , and O_2 were implemented in 1.2 V 2.2 nm-oxide FETs. Thus, the voltage levels of I_{3A} and $\overline{I_{3A}}$ were brought down to 1.2 V by a down-converter ($M_{405-408}$ in Fig. 10). I_{3A} and I_3 are logically equivalent. On the other side, I1 and I2 are 1.2 V logical signals. Thus, an up-converter $(M_{401-404}$ in Fig. 10) was used to convert the $\overline{O_2}$ from a 1.2 V signal to a 3.3 V signal that is used to activate the Unity-gain Buffer in Fig. 10. The Unity-gain Buffer that has physical connection with the I/O was designed with thick-oxide 3.3 V I/O FETs. A resistor divider was used to generate V_{BEF1} and V_{REF2} . Finally, the Unity-gain Buffer was used to propagate V_{REF2} to the BDIO node.

Section III-G provides guidelines to use the delay model of Section III-F to design the various components of the interface unit to support a given communication speed. The prototype bidirectional interface was designed to support I²C fast-mode plus specifications (Table IV). The amplifier of the Unity-gain Buffer was designed to provide a pull-down current of 0.53 mA and a pull-up current of 1.2 mA for a loading capacitance of 15 pF. It can achieve a fall-time $(t_f^{\overline{O_2} \Rightarrow BDIO}$ in Table III) of \approx 90 ns. Since the loading capacitance of 15 pF at each node is one-thirtieth of the standard bus loading value of 400-550 pF [11], a standard I²C fast-mode plus driver can achieve a fall-time ($t_{\rm f}^{ODD\Rightarrow BDIO}$ in Table III) of \approx 4 ns. The AND-gates of the ODD LOW Decoders were designed to have a delay that is a fraction of a nano second in the target CMOS technology. With these tentative values and the delay model of Section III-F, a few tens of such interface units can be interconnected using the dual-queue topology and the worst case propagation delay of such a network would be less than 120 ns. Since the interface imitates the behavior of an open-drain or open-collector bus, it can be redesigned with different parameters (e.g., different values of C_b , I_{OL} , V_{IL} , V_{IH} , $\tau_{H,wc}$, $\tau_{L,wc}$) for other communication speeds.

B. Delay Characterization of the Bidirectional Interface from Post-Layout Simulation

In the test-chip, *only* the BDIO node of the interface units could be measured. Thus, only the *total* propagation delay between two interface units could be derived from measurements. Since every point inside the test-chip could not be measured, individual delays of the *ODD LOW Decoder* and *LOW Detector*, as well as the rise/fall time of the *Unity-gain Buffer* (internal pull-down driver) and the ODD were derived from post-layout



Fig. 10. Detailed transistor-level schematic of the bidirectional interface unit and microphotograph of the die.

TABLE IV Design Specification of the Bidirectional Interface in the Test-Chip According to I²C Fast-mode Plus Protocol

Parameter	Description	I ² C equivalent	Value	Unit
V _{DD}	Power supply	same	3.3	V
C _b	Capacitive load for each BDIO node ^a	Capacitive load of bus line	15	pF
I _{OL}	LOW-level pull- down current	same	0.53	mA
$I_{\rm PU}$	Pull-up current $(V_{OL} = 0.6)$	same	1.2	mA
V _{IL}	LOW-level input voltage	same	$0.3\!\times\!V_{DD}$	V
V_{IH}	HIGH-level input voltage	same	$0.7{\times}V_{DD}$	V
$ au_{H, ext{wc}}$	Worst-case propagation delay of HIGH logic value	Rise time of both SDA and SCL signals	120	ns
$ au_{L,\mathrm{wc}}$	Worst-case propagation delay of LOW logic value	Fall time of both SDA and SCL signals	120	ns

^a As the test-chip is to be used to validate the concept, the BDIO node capacitance value was chosen to include the PCB trace, oscilloscope probe and connecting wire, and pad capacitances only.

simulations. Table V summarizes the numerical values of various component delays and rise/fall times of the interface unit based on post layout simulations. These values indicate that in a network comprising less than 10 interface units, the total propagation delay will be primarily dominated by $\tau_H^{BDIO \Rightarrow I_3}$, $t_r^{\overline{O_2} \Rightarrow BDIO}$, and $t_f^{\overline{O_2} \Rightarrow BDIO}$. These three delays constitute the detection delays ($\tau_{L,det}$ or $\tau_{H,det}$) and the activation delays ($\tau_{L,act}$ or $\tau_{H,act}$). Various delays of the ODD LOW Decoder module ($\tau_H^{I_1 \Rightarrow O_1}$, $\tau_L^{I_1 \Rightarrow O_1}$, $\tau_H^{I_2 \Rightarrow O_2}$, etc.) that constitute the transmission delay ($\tau_{L,tr}$ or $\tau_{H,tr}$) are almost negligible compared to the aforementioned three delays. Thus, their effect on the total propagation delay is very small. Contributions of all these individual component delays on the total propagation delay site were two interface units will be compared with measured propagation delays from the test-chip in Section IV-D.

TABLE V Characterization of the Interface Circuit Based on Post Layout Circuit Simulations

Area (µm ²) 1430		Power	(mA)	1
Delay of ODD	$\tau_{H}^{I_{1} \Rightarrow O_{1}} = 0$.25	$\tau_L^{I_1 \Rightarrow O_1} =$	= 0.225
LOW	$\tau_{H}^{I_{3} \Rightarrow O_{1}} = 0$.265	$\tau_L^{I_3 \Rightarrow O_1} =$	= 0.259
Decoder (ns)	$\tau_{H}^{I_{1} \Rightarrow O_{2}} = 0$.254	$\tau_L^{I_1 \Rightarrow O_2} =$	= 0.276
	$\tau_{H}^{I_{2} \Rightarrow O_{2}} = 0$.28	$\tau_L^{I_2 \Rightarrow O_2} =$	= 0.246
	BDIO Load (pF)	10	15	20
Delay of LOW	$ au_{H}^{BDIO \Rightarrow I_{3}}$	21	28	35
Detector (ns)	$ au_L^{BDIO \Rightarrow I_3}$	≈ 2	≈ 2	≈ 2
Rise/fall time of	$t_{r}^{\overline{O_2}} \Rightarrow BDIO$	16	23	30
Unity-gain Buffer (ns)	$t_{\rm f}^{\overline{O_2} \Rightarrow BDIO}$	≈ 62	≈ 91	≈122
Fall time of ODD (ns) ^a	$t_{\rm f}^{ODD \Rightarrow BDIO}$	≈ 0.82	≈1.14	≈ 1.38

^{*a*} This delay is not a characteristics of the interface unit but of the test-bench.

Replacing the right hand side of (4a) and (4b) with the elaborated expressions of (5)–(10) gives the worst case propagation delays of the LOW and HIGH logic values in terms of the individual component delays and rise/fall times. Subsequently injecting the corresponding values from Table V in (4a) and (4b), we get in nanosecond (ns):

$$\tau_{L,\text{wc}} \approx 0.26 \cdot n + 94 \tag{11a}$$

$$\tau_{H,\text{wc}} \approx 0.26 \cdot n + 51 \tag{11b}$$

when each pin (BDIO) has a load capacitance of 15 pF and n is the number of interconnected interface units.

C. Test-Chip and Test-Bench Specifications

A test-chip was fabricated using IBM 0.13 μ m CMOS technology. A dual-queue interconnected network prototype shown in Fig. 11, that consists of eight interface units was fabricated in this test-chip. A photomicrograph of that test-chip is shown in Fig. 10. A Tektronix MDO4014-6 oscilloscope was used to observe the voltage waveforms. TEKTRONIX TPP1000 passive probes were used. They introduce a 4 pF parasitic capacitance.



Fig. 11. Dual-queue interconnection topology with 8 interface units implemented in the test-chip.



Fig. 12. Measurement result of dual-queue interconnected network (shown in Fig. 11) from the test-chip.

In the test-chip, isolated nMOS were fabricated to act as external ODD or I^2C drivers designed to be compliant to the I^2C fast-mode plus specification summarized in Table I. It should be noted that these drivers are not part of the bidirectional interface units. These drivers are part of the test bench and were added in the test-chip to facilitate the testing operation.

Measured waveform data were extracted from the oscilloscope and plotted in Fig. 12. They show that the dual-queue interconnected network mimics the "wired-AND" logic of opendrain connection. The eight interface units are called IU1 to IU6 and MU1 and MU2 in Fig. 11. *ODD3* and *ODD4* are operated as I²C drivers. *CTRL1*, a 1.25 MHz pulse having a pulse width of 400 ns, was applied to *ODD3*, shown in Fig. 11. *CTRL2* is a similar pulse train, left-shifted by 200 ns or 90°, that was applied to *ODD4*, shown in Fig. 11. Due to the limited number of available test-chip pins, *BDIO* nodes of IU1, IU2, IU5, and IU6 were not actively driven by ODD. Those interface units could still be assumed to be connected to open-drain drivers that *never* turn ON. These *BDIO* nodes are not loaded, but even if they were, such loading would not affect the propagation delay of critical path (solid and dotted thick gray lines) as apparent in Fig. 8.

D. Measurement Results From Dual-Queue Topology With 8 Interface Units

Fig. 12 shows three successful cycles of operation of the implemented bidirectional bus. The cycle beginning at t=1000

ns will be described in detail. It can be seen in Fig. 12 that during the interval between 1000 and 1200 ns, when only ODD4 was activated, the internal drivers of IU3 and IU1 became activated to produce a LOW logic value (V_{REF2} or 600 mV) at $BDIO_3$ and $BDIO_1$ respectively. During the interval between 1200 and 1400 ns, when both ODD3 and ODD4 were activated, the voltage level of both $BDIO_3$ and $BDIO_4$ was ≈ 0 V, and voltage level of $BDIO_1$ was at V_{REF2} that corresponds to the LOW logic value also. During the interval between 1400 and 1600 ns, when only ODD3 remained activated, the internal drivers of IU4 and IU1 remained activated to maintain a voltage of V_{REF2} or 600 mV at $BDIO_4$ and $BDIO_1$ respectively that corresponds to LOW logic values. Finally, during the interval between 1600 and 1800 ns, when both ODD3 and ODD4 were deactivated, the internal drivers of IU3, IU4 and IU1 became deactivated to produce a voltage of 3.3 V at BDIO₃, BDIO₄, and $BDIO_1$ respectively that corresponds to HIGH logic values. This completes a full validation cycle that begins to repeat at 1800 ns. Thus, the dual-queue interconnected bidirectional interfaces successfully mimic the "wired-AND" logic of opendrain connection.

It can be seen in Fig. 12 that the fall time of the nodes $BDIO_3$ and $BDIO_1$ are not equal. This is due to different lengths of PCB traces and the corresponding loading capacitances. It should be noted that even though two I²C drivers do not output LOW logic value during normal operations, two I²C drivers can do so when they compete to take control of the bus. I²C has an arbitration process [11] through which such contention is resolved and that arbitration process depends on the wired-AND property of open-drain connection. The interval between 1200 and 1600 ns demonstrates the ability of the proposed interface unit to properly support such a scenario where two I²C drivers simultaneously output a LOW logic value (1200 to 1400 ns) and subsequently one of the drivers output a HIGH logic value (1400 to 1600 ns).

The total propagation path of a LOW logic value from IU4 to IU1 through MU2 and MU1 in Fig. 11 is shown by the thick dashed gray line. This path demonstrates the propagation of a LOW logic value from one individual queue (Queue Network-2) to the other queue (Queue Network-1). Comparing various delays and rise/fall times from Table V, $t_{f}^{\overline{O_2} \Rightarrow BDIO}$ can be seen as the largest value. From (4a), (5)–(7) that combines all the individual component delays and rise/fall times associated with the propagation of a LOW logic value, it can be deduced that $t_{f,IU1}^{\overrightarrow{O_2} \Rightarrow BDIO}$ would account for more than 95% of the total propagation delay from IU4 to IU1. The voltage waveform of $BDIO_1$ in Fig. 12 supports that analysis. In Fig. 12 (Label-A), at t = 1000 ns, after the voltage level of $BDIO_4$ is brought down to ≈ 0 V by *ODD4*, a LOW logic value propagates from IU4 through MU2 and MU1. It reaches IU1 within a *few nanoseconds*, and then the internal pull-down driver of IU1 pulls down the voltage level of the $BDIO_1$ node to V_{REF2} or 600 mV in \approx 120 ns (Label-B).

V. CONCLUSION

This paper has presented an open-drain interface circuit that can support a bidirectional bus structure using a field programmable interconnection network. An interconnection topology, called dual-queue, has been proposed. The topology has an interconnection complexity of $\Theta(n)$, where *n* is the number of interconnected interfaces. A delay model has been developed for the topology. The model can be used to determine the maximum number of interface units that can be interconnected to support a given communication speed.

The proposed interface circuit has been fabricated in a 0.13 μ m CMOS technology and was successfully tested. The interconnection topology has been validated by measurements from the test-chip. The fabricated circuit has been designed to meet the specification of the I²C fast-mode plus protocol when implemented with the active reconfigurable platform of [9]. Nevertheless, it could be integrated with any FPIN or FPGA. In principle, it can support any open-drain bus with their respective reference voltages.

ACKNOWLEDGMENT

The authors would like to acknowledge CMC Microsystems for the products and services that facilitated this research (CAD tools by Cadence, fabrication services using 0.13 μ m CMOS technology from IBM, and packaging services). This work was partly done while one of the authors was a guest professor at COMELEC-Telecom ParisTech.

REFERENCES

- Freescale, Mar. 2014, M68hc11e Family [Online]. Available: http://www.freescale.com/files/microcontrollers/doc/data_sheet/ M68HC11E.pdf
- [2] Synopsys, Mar. 2014, Zebu-Server: Billion Gate, Multi-User/Mode ASIC and SoC Emulation [Online]. Available: http://www.synopsys.com/Tools/Verification/hardware-verification/emulation/Pages/ zebu-server-asic-emulator.aspx
- [3] Mentor, Mar. 2014, Veloce Emulation Systems [Online]. Available: http://www.mentor.com/products/fv/emulation-systems/
- [4] Cadence, Mar. 2014, Cadence Palladium Series With Incisive XE Software [Online]. Available: http://www.cadence.com/rl/Resources/datasheets/incisive_enterprise_palladium.pdf
- [5] Arteris, Apr. 2014, Network on Chip (noc) Interconnect Technology for socs [Online]. Available: http://www.arteris.com/technology
- [6] Xilinx, Jul. 2015, All Programmable FPGAs and 3D ICs [Online]. Available: http://www.xilinx.com/products/silicon-devices/fpga.html
- [7] Altera, Jul. 2015, Altera FPGAs [Online]. Available: https://www.altera.com/products/fpga/overview.html
- Xilinx, Mar. 2014, 7 Series FPGAs Overview [Online]. Available: http://www.xilinx.com/support/documentation/data_sheets/ ds180_7Series_Overview.pdf
- [9] R. Norman, O. Valorge, Y. Blaquiere, E. Lepercq, Y. Basile-Bellavance, Y. El-Alaoui, R. Prytula, and Y. Savaria, "An active reconfigurable circuit board," in *Proc. Joint 6th Int. IEEE Northeast Workshop Circuits Syst. and TAISA Conf. (NEWCAS-TAISA 2008)*, Jun. 2008, pp. 351–354.
- [10] A. Moelands and H. Schutte, "Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations" European eP Patent 0 051 332, Apr. 11, 1984 [Online]. Available: https://www.google.com/patents/EP0051332B1?cl=en
- [11] "I²C-bus specification and user manual," May 2014 [Online]. Available: http://www.nxp.com/documents/user_manual/UM10204.pdf
- [12] R. White and D. Durant, "Understanding and using pmbus trade; data formats," in *Proc. 21st Annu. IEEE Appl. Power Electron. Conf. Expo.* (APEC'06), Mar. 2006, p. 7.

- [13] SMBus, SMBus Specifications Mar. 2014 [Online]. Available: http:// smbus.org/specs/smbus20.pdf
- [14] "P82B96—Dual bidirectional bus buffer," Mar. 2014 [Online]. Available: http://www.nxp.com/documents/data_sheet/P82B96.pdf
- [15] "PCA9600—Dual bidirectional bus buffer," Mar. 2014 [Online]. Available: http://www.nxp.com/documents/data_sheet/PCA9600.pdf
- [16] W. Hussain, Y. Savaria, and Y. Blaquiere, "An interface for the I²C protocol in the waferboard," in *Proc. IEEE Int. Symp. Circuits Syst.* (ISCAS), 2013, pp. 1492–1495.



Wasim Hussain received the B.Sc. degree from Bangladesh University of Engineering and Technology (BUET) in 2008 and the M.A.Sc. degree from Concordia University, Canada, in 2011. Currently he is pursuing the Ph.D. degree at Polytechnique Montréal, Canada. His research interests include low-power/high-speed SRAM design, bidirectional communication interfaces, and delta-sigma modulator based A-to-D (both synchronous and asynchronous) conversion.



Yves Blaquiére (M'86) received the B.Ing., M.Sc.A, and Ph.D. degrees in electrical engineering from Ecole Polytechnique de Montréal, Canada, in 1984, 1986, and 1992, respectively, and he is a Professor with Université du Québec á Montréal, Canada (UQAM) since 1987. He works in the field of electrical/electronic/microelectronic engineering, specifically in ASIC/FPGA design, VLSI/WSI microsystems, high speed digital circuits, timing tools, architectures, defect tolerance and applications to signal processing, network/high speed processors,

and switches. He did projects in collaboration with several microelectronic companies such as Gestion TechnoCap Inc. DreamWafer Division, Hyperchip Inc. He especially did WSI research with Hyperchip Inc. from 1997 to 2004, including a 2 year period where he contributed full time as technical lead researcher and manager of a team of 35 ASIC/FPGA engineers, to deliver a core internet protocol petabit router. Prof. Blaquiére is a member of the Ordre des Ingénieurs du Québec (OIQ), was director of Laboratoire de recherche de conception en microélectronic Engineering program and Director of Engineering at UQAM.



Yvon Savaria (S'77–M'86–SM'97–F'08) received the B.Ing. and M.Sc.A degrees in electrical engineering from École Polytechnique Montréal, Canada, in 1980 and 1982 respectively. He also received the Ph.D. degree in electrical engineering in 1985 from McGill University, Montréal, Canada. Since 1985, he has been with Polytechnique Montréal, where he is currently Professor in the department of electrical engineering.

He worked in several areas related to microelectronic circuits and microsystems. He is currently in-

volved in several projects that relate to aircraft embedded systems, green IT, wireless sensor networks, virtual networks, computational efficiency and application specific architecture design. He holds 16 patents, has published 122 journal papers, and 385 conference papers, and he was the thesis advisor of 160 graduate students who completed their studies. He has been working as a consultant or was sponsored for carrying research by Bombardier, CNRC, Design Workshop, Dolphin, DREO, Genesis, Gennum, Hyperchip, ISR, LTRIM, Miranda, MiroTech, Nortel, Octasic, PMC-Sierra, Technocap, Thales, Tundra, and VXP. He is a member of the Regroupement Stratégique en Microélectronique du Québec (ReSMiQ), of the Ordre des Ingénieurs du Québec (OIQ), and was a member of CMC Microsystems board from 1999 to 2014 and chairman of that board from 2008 to 2010. He was awarded in 2001 a Tier-1 Canada Research Chair (http://www.chairs.gc.ca) on design and architectures of advanced microelectronic systems. He also received in 2006 a Synergy Award of the Natural Sciences and Engineering Research Council of Canada.